Design of a Reconfigurable DSP Processor with Bit Efficient Residue Number System
نویسندگان
چکیده
منابع مشابه
Design Of A Reconfigurable DSP Processor With Bit Efficient Residue Number System
Residue Number System (RNS), which originates from the Chinese Remainder Theorem, offers a promising future in VLSI because of its carry-free operations in addition, subtraction and multiplication. This property of RNS is very helpful to reduce the complexity of calculation in many applications. A residue number system represents a large integer using a set of smaller integers, called residues....
متن کاملBit Efficient Residue Number System Based Low Power Reconfigurable Dsp Processor
In modern era of advanced computing and high end multimedia there is a need for low power reliable and portable electronic systems. Even though many techniques have been proposed to reduce power over the years, out of all, the best possible solution, so far has been to over scale the power supply. When a system is over scaled the power reduces drastically but this also increases the complexity ...
متن کاملEisenstein Residue Number System with Applications to DSP
Logical candidates for residue number system (RNS) implementations are applications which require very high data rates and are numerically intensive. The quadratic residue number system (QRNS) is specifically designed for fast complex arithmetic. In a previous paper by Dubois and Venetsanopoulos the use of Eisenstein complex numbers was proposed for the implementation of a radix-3 fast Fourier ...
متن کاملDSP Processor Core-Based Wireless System Design
This thesis considers the design of wireless communications systems which are implemented as highly integrated embedded systems comprised of a mixture of hardware components and software. An introductionary part presents digital communications systems, classification of processors, programmable digital signal processing (DSP) processors, and development and implementation of a flexible DSP proc...
متن کاملA 32-Bit Processor Design
This paper describes a user-level instruction set for a 32-bit processor. The machine is simple, compact, and well suited to the C language. In fact, even for 16-bit applications it is reasonable to expect the instruction space for C programs to be 10 to 15 % smaller than for the PDP-11. Most of the desirable properties of this instruction set are the direct result of the design methodology: 1....
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of VLSI Design & Communication Systems
سال: 2012
ISSN: 0976-1527
DOI: 10.5121/vlsic.2012.3515